



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/725,974	12/02/2003	Santosh Savekar	15148US02	4960
23446 7590 08/05/2008 MCANDREWS HELD & MALLOY, LTD 500 WEST MADISON STREET SUITE 3400 CHICAGO, IL 60661				
EXAMINER TAYONG, HELENE E				
ART UNIT 2611		PAPER NUMBER		
MAIL DATE 08/05/2008		DELIVERY MODE PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/725,974

Applicant(s)

SAVEKAR ET AL.

Examiner

HELENE TAYONG

Art Unit

2611

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 5/14/08.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/CDC)
- Paper No(s)/Mail Date _____

- 4) ☐ Interview Summary (PTO-413)
- Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. This office action is in response to the amendment filed on 7/14/08.
2. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn. Claims 1-18 are pending in this application and have been considered below.

Response to Arguments

3. Applicant's arguments with respect to rejection of claims 1-6, 11-12, and 13-18 under 35 U.S.C. § 102(b) as being anticipated by Kono, rejection of claims 7, 8 and 10 under 35 U.S.C. 103(a) as being unpatentable over Kono et al (US 20010005398 A1) in view of Jiang et al (US 6614441) and rejection of claim 9 under 35 U.S.C. 103(a) as being unpatentable over Kono et al in view of Xiang et al (US 20070153133 A1) have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-6, 9 and 11-18 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bhatia (US 20040258160) in view of Kono et al (US 6628719).

(1) with regards to claims 1,13,15,16 and18;

Bhatia discloses a circuit and a system (see abstract, figs. 1-4) for displaying images on a display (page 2, [0025]) comprising:

a decoder (fig. 1, 115) for decoding encoded images (105a) and parameters (105b) associated with the images (pg.2, [0025], fig. 2, 210).

image buffers (125a) for storing the decoded images (page 2, [0028], lines 9-10);

parameter buffers (125b) for storing the decoded parameters associated with the decoded images(pg. 2, [0028], lines 10-12) ; and

a display manager (fig. 1,120 and fig. 2, 225) for determining when to overwrite an existing image (page 3, [0033] in the image buffers (125a) and ,

Bhatia discloses all of the subject matter discussed above, but for teaching the display manager providing a signal to the decoder indicating when to overwrite the existing image in the frame buffer; and wherein the decoder overwrites the existing image after receiving the signal.

However, Kono et al in the same endeavor (MPEG video decoding) discloses in (fig. 3) a decoder that has a decoding section (62,63, 64) and a display section 65 and display unit (66). In col. 3, lines 32-54) Kono et al discloses that upon receipt of the vertical synnchronous signal V-Sync (71) from the display control section 65a, the decoding switch 64 outputs the decoding start command 72 to the picture decoding section 62 wherein decoding processing is done. As stated in lines (44-47), when the picture decoding section 62 decodes the bit stream, the picture decoding section refers to the picture previously stored in the decoding frame buffer 63 according to demand.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have implemented the method as taught by Kono et al in the system of Bhatia in order to provide a MPEG video decoder in which the necessity of an error concealment hardly occurs for the benefit of smooth moving picture playback.

(2) with regards to claim 2;

Bhatia further discloses (fig. 3D) wherein the set of parameters (340a) includes a parameter indicating when the system is utilizing a technique requiring selective images to be displayed more than once (360a , 360, 360c, 360d) (page 3. [0041]).

(3) with regards to claim 3 ;

Bhatia further discloses (figs. 1, 2 ,3 and 4) wherein the system for displaying images on a display (110, 450) further comprises:

a first processor (115);

a second processor (120);

a first memory (125a);

a second memory(125b); and

wherein the first memory (125a) stores an instruction set (the decode time, presentation time, horizontal size, vertical size or the frame rate) for the decoder (115) (page 2, [0025], lines .

(4) with regards to claim 4;

Art Unit: 2611

Bhatia further discloses wherein the first processor (115) executes the instruction (the decode time, presentation time, horizontal size, vertical size or the frame rate) for the decoder (page 2, [0032]).

(5) with regards to claim 5;

Bhatia further discloses wherein the second memory (figs. 1, 4, 130, 475) stores an instruction set (sequence parameters for indicating what to be display first) for the display manager (120, 450), the instruction set for the display manager executed by the second processor (page 3, [0041]).

(6) with regards to claim 6;

Bhatia further discloses wherein the second processor (fig. 1, 120 and fig. 2, 225) determines when to overwrite the existing image (page 3, [0033]) in the image buffers (125a).

(7) with regards to claim 9;

Bhatia further discloses wherein the first memory is a SRAM (fig. 4, 430 and pg. 3, [0047]);

(8) with regards to claim 11;

Bhatia further discloses wherein the second memory (130, 475) stores the image buffers (page 2, [0032]).

(9) with regards to claim 12;

Bhatia further discloses wherein the second memory (130, 475) stores the parameter buffers (f125b, 470b), (pg. 3, [0034], page 4, [0053]).

(10) with regards to claim 14;

Bhatia further discloses wherein execution of the instructions (sequence parameters for indicating what to be displayed) by the first processor (115) further causes: displaying the images (fig. 1, 120, 110).

(11) with regards to claim 17;

Bhatia further discloses examining some of the decoded parameters (130, 475) associated with the images by the second processor (pg. 3, [0033]-[0034]).

6. Claims 7, 8 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bhatia (US 20040258160) in view of Kono et al (US 6628719) as applied in claim 1 above, and further in view of Vainsencher (US 5977997).

(1) with regards to claims 7, 8 and 10;

Kono et al. discloses in (fig. 1) an integrated circuit comprises the first processor(115) and first memory (125a).

Kono et al fails to teach wherein the second processor is off-chip from the integrated circuit.

However, Vainsencher in the same field of endeavor (MPEG processing) teaches in (fig. 2) a computer system (200) wherein the second processor (202) is off-chip (single chip).

where the second memory (fig. 2, 218) is an off-chip memory(single chip) as recited in claim 8.

where the second memory is DRAM (implicitly disclosed in the display controller) as recited in claim 10 (col.9,13-24)).

It would have been obvious to one of ordinary skill at the time of the invention to use the second processor as taught by Vainsenche in the system of Bhatia as modified by Kono et al in order to process video data in separate integrated circuits (off chip) for a benefit of increased opportunities for memory sharing (col.9, lines 13-14).

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kono et al (US 7218676) discloses method and a decoder for decoding MPEG video).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to HELENE TAYONG whose telephone number is (571)270-1675. The examiner can normally be reached on Monday-Friday 8:00 am to 5:30 pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Liu Shuwang can be reached on 571-272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2611

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Helene Tayong/
Examiner, Art Unit 2611

July 23, 2008
/Shuwang Liu/
Supervisory Patent Examiner, Art Unit 2611